home › event - integrating through-silicon vias with solder free, compliant interconnects for novel, large area interposers

EVENT:

Integrating Through-Silicon Vias with Solder Free, Compliant Interconnects for Novel, Large Area Interposers
Conferences & Talks

Electronic Components and Technology Conference (ECTC)

29 May 2012
San Diego, California, USA

 

description

A novel packaging module is described that is based on co-integration of flexible micro-spring interconnects with through silicon copper vias (TSVs) onto a passive large area silicon interposer. We report on the test packaging vehicles based on such interposers that are designed to demonstrate a wafer scale integration process to form TSV+spring interconnects with high yield and low resistance. Our goal is to develop a scalable, large area die or MCM packaging platform to enable stress- free, readily reworkable packaging of chips and components with different functionality and technology. We show interposer layouts, share process details and characterization methods.

 

upcoming events   view all 

Aston Martin: The Brand Journey of a 100 Year-old Startup
Mr. Simon Sproule
29 August 2016
PARC Forum  

A Low-cost and Innovative Radar “Digital Eye”
Bernard Casse
20 September 2016 - 22 September 2016 | Brussels, Belgium
Conferences & Talks  

Stanford and PARC host Digital Cities Summit 2016
Victoria Bellotti, Panel Facilitator, Bernard Casse, Panelist, Sean Garner, Panelist, Stephen Hoover, Keynote Speaker, Matthew Klenk, Tolga Kurtoglu, Panel Facilitator, Markus Larsson, Speaker, Ersin Uzun, Panelist
3 October 2016 - 4 October 2016 | Stanford, CA
Conferences & Talks