home › event - integrating through-silicon vias with solder free, compliant interconnects for novel, large area interposers

EVENT:

Integrating Through-Silicon Vias with Solder Free, Compliant Interconnects for Novel, Large Area Interposers
Conferences & Talks

Electronic Components and Technology Conference (ECTC)

29 May 2012
San Diego, California, USA

 

description

A novel packaging module is described that is based on co-integration of flexible micro-spring interconnects with through silicon copper vias (TSVs) onto a passive large area silicon interposer. We report on the test packaging vehicles based on such interposers that are designed to demonstrate a wafer scale integration process to form TSV+spring interconnects with high yield and low resistance. Our goal is to develop a scalable, large area die or MCM packaging platform to enable stress- free, readily reworkable packaging of chips and components with different functionality and technology. We show interposer layouts, share process details and characterization methods.

 

upcoming events   view all 

PARC at Clean Energy Ministerial Startups & Solutions Showcase
Matthew Klenk, Filip Dvorak
1 June 2016 - 2 June 2016 | San Francisco, CA
Conferences & Talks  

Passive Radiative Cooling
Bernard Casse
2 June 2016 | Hollywood Beach, FL
Conferences & Talks  

Man + Machine
Rob McHenry
22 June 2016 | San Jose, CA
Conferences & Talks  

Designing for Longevity: The 10,000 Year Clock Project
Alexander Rose
30 June 2016 | George E. Pake Auditorium, PARC
PARC Forum