home › event - integrating through-silicon vias with solder free, compliant interconnects for novel, large area interposers

EVENT:

Integrating Through-Silicon Vias with Solder Free, Compliant Interconnects for Novel, Large Area Interposers
Conferences & Talks

Electronic Components and Technology Conference (ECTC)

29 May 2012
San Diego, California, USA

 

description

A novel packaging module is described that is based on co-integration of flexible micro-spring interconnects with through silicon copper vias (TSVs) onto a passive large area silicon interposer. We report on the test packaging vehicles based on such interposers that are designed to demonstrate a wafer scale integration process to form TSV+spring interconnects with high yield and low resistance. Our goal is to develop a scalable, large area die or MCM packaging platform to enable stress- free, readily reworkable packaging of chips and components with different functionality and technology. We show interposer layouts, share process details and characterization methods.

 

upcoming events   view all 

The Future of Work
Stephen Hoover
12 December 2016 | Stanford, CA
Conferences & Talks  

Connecting through Play: Tech to Augment In-Person Interaction
Katherine Isbister
15 December 2016 | George E. Pake Auditorium, PARC
PARC Forum  

National Security and Diplomacy: What’s Entrepreneurship Have To Do With It?
Colonel (ret.) Peter Newell, Colonel (ret.) Joe Felter, Tom Byers
12 January 2017 | George E. Pake Auditorium, PARC
PARC Forum  

Dawn of the Labs: The Next Gen of Tech Innovation
Marzieh Nabi, Panelist
10 March 2017 - 19 March 2017 | Austin, TX
Conferences & Talks