home › event - integrating through-silicon vias with solder free, compliant interconnects for novel, large area interposers

EVENT:

Integrating Through-Silicon Vias with Solder Free, Compliant Interconnects for Novel, Large Area Interposers
Conferences & Talks

Electronic Components and Technology Conference (ECTC)

29 May 2012
San Diego, California, USA

 

description

A novel packaging module is described that is based on co-integration of flexible micro-spring interconnects with through silicon copper vias (TSVs) onto a passive large area silicon interposer. We report on the test packaging vehicles based on such interposers that are designed to demonstrate a wafer scale integration process to form TSV+spring interconnects with high yield and low resistance. Our goal is to develop a scalable, large area die or MCM packaging platform to enable stress- free, readily reworkable packaging of chips and components with different functionality and technology. We show interposer layouts, share process details and characterization methods.

 

upcoming events   view all 

The Future of the Internet: Meaning and Names or Numbers?
Glenn Edens
13 February 2015 | San Jose, CA
Conferences & Talks  

CTO Forum
Jatinder Singh
13 February 2015 | East Palo Alto, CA
Conferences & Talks  

Privacy in an Era of Big Data: Directions, Advances, and Reflections
Ersin Uzun
15 February 2015 | San Jose, CA
Conferences & Talks