home › event - the berkeley view: a new framework and a new platform for parallel research
The Berkeley View: A New Framework and a New Platform for Parallel Research
9 November 2006
George E. Pake Auditorium
The recent switch to parallel microprocessors is a milestone in history of computing. Industry has laid out a roadmap for multicore designs that preserve the programming paradigm of the past via binary-compatibility and cache-coherence. Conventional wisdom is now to double the number of cores on a chip with each silicon generation.
A multidisciplinary group of Berkeley researchers met for 18 months to discuss this change. Our investigations into the future opportunities in led to the follow recommendations which are more revolutionary what industry plans to do:
- The target should be 1000s of cores per chip, as this hardware is the most efficient in MIPS per watt, MIPS per area of silicon, and MIPS per development dollar.
- To maximize application efficiency, programming models should support a wide range of data types and successful models of parallelism: data-level parallelism, independent task parallelism, and instruction-level parallelism.
- "Autotuners" should play a larger role than conventional compilers in translating parallel programs.
The conventional path to architecture innovation is to study a benchmark suite like SPEC or Splash to guide and evaluate innovation. A problem for innovation in parallelism is that it's unclear today how to express it best. Hence, it seems unwise to let a set of old programs from the past drive an investigation into parallel computing of the future.
Phil Colella identified 7 numerical methods that he believed will be important for science and engineering for at least next decade. The idea is that programs that implement these numerical methods may change, but the methods themselves will remain important. After examining how well these "7 dwarfs" of high performance computing capture the computation and communication of a much broader range of computing— including embedded computing, computer graphics and games, data bases, and machine learning— we doubled them yielding "14 dwarfs." Those interested in our perspective on parallelism should take a look at the wiki: http://view.eecs.berkeley.edu.
To rapidly evaluate all the possible alternatives in parallel architectures and programming systems, we need a flexible, scalable, and economical platform that is fast enough to run extensive applications and operating systems.
Today, one to two dozen processor cores can be programmed into a single FPGA. With multiple FPGAs on a board and multiple boards in a system, 1000 processor architectures can be explored. Such a system will not just invigorate multiprocessors research in the architecture community, but since processors cores can run at 100 to 200 MHz, a large scale multiprocessor would be fast enough to run operating systems and large programs at speeds sufficient to support software research. Hence, we believe such a system will accelerate research across all the fields that touch multiple processors: operating systems, compilers, debuggers, programming languages, scientific libraries, and so on. Thus the acronym RAMP, for Research Accelerator for Multiple Processors.
A group of 10 investigators from 6 universities (Berkeley, CMU, MIT, Stanford Texas Washington) have volunteered to create th RAMP "gateware" (logic to go into the FPGAs) and have the boards fabricated and available at cost . It will run industrial standard instruction sets (Power, SPARC, ...) and operating systems (Linux, Solaris, ...) We hope to have a system that can scale to 1000 processors in late 2007 that costs universities about $100 per processor. I'll report on our results for the initial RAMP implementations at the meeting.Those interested learning more should take a look at: http://ramp.eecs.berkeley.edu.
David A. Patterson has been Professor of Computer Science at the University of California, Berkeley since 1977, after receiving his all his degrees from UCLA. He is one of the pioneers of both RISC and RAID. He co-authored five books, including two on computer architecture with John Hennessy; the fourth edition of their graduate book was released in September. Past chair of the Computer Science Department at U.C. Berkeley and the Computing Research Association (CRA), he was elected President of the Association for Computing Machinery (ACM) for 2004 to 2006 and served on the Information Technology Advisory Committee for the U.S. President (PITAC) from 2003 to 2005.
His work was recognized by education and research awards from ACM (Karlstrom Educator Award, Fellow) and IEEE (Von Neumann Medal, Mulligan Educator Medal, Johnson Information Storage Award, Fellow) and by election to the National Academy of Engineering. In 2005 he shared Japan's Computer & Communication award with Hennessy and was named to the Silicon Valley Engineering Hall of Fame. This year he received the Distinguished Service Award from CRA and was elected to both the American Academy of Arts and Sciences and to the National Academy of Sciences.
upcoming events view all
Integrated Digital Printing of Flexible Circuit for Wireless Sensing
David Eric Schwartz, Tse Nga (Tina) Ng, Brent Krusor, Steve Ready, Janos Veres, Bob Street
1 September 2016 | San Diego, CA
Conferences & Talks
User Experience and Predictive Device Behavior in the Internet of Things
15 September 2016
Conferences & Talks
Stanford and PARC host Digital Cities Summit 2016
Victoria Bellotti, Panel Facilitator, Bernard Casse, Panelist, Sean Garner, Panelist, Stephen Hoover, Keynote Speaker, Matthew Klenk, Tolga Kurtoglu, Panel Facilitator, Markus Larsson, Speaker, Ersin Uzun, Panelist
3 October 2016 - 4 October 2016 | Stanford, CA
Conferences & Talks
Leveraging Multiple GPUs and CPUs for Graphlet Counting in Large Networks
Ryan Rossi, Rong Zhou
24 October 2016
Conferences & Talks