Integrating Through-Silicon Vias with Solder Free, Compliant Interconnects for Novel, Large Area Interposers

Details

San Diego, CA USA. Date of Talk: 5/29/2012
Event

Integrating Through-Silicon Vias with Solder Free, Compliant Interconnects for Novel, Large Area Interposers

A novel packaging module is described that is based on co-integration of flexible micro-spring interconnects with through silicon copper vias (TSVs) onto a passive large area silicon interposer. We report on the test packaging vehicles based on such interposers that are designed to demonstrate a wafer scale integration process to form TSV+spring interconnects with high yield and low resistance. Our goal is to develop a scalable, large area die or MCM packaging platform to enable stress- free, readily reworkable packaging of chips and components with different functionality and technology. We show interposer layouts, share process details and characterization methods.

Additional information

Focus Areas

Our work is centered around a series of Focus Areas that we believe are the future of science and technology.

FIND OUT MORE
Licensing & Commercialization Opportunities

We’re continually developing new technologies, many of which are available for¬†Commercialization.

FIND OUT MORE
News

PARC scientists and staffers are active members and contributors to the science and technology communities.

FIND OUT MORE